Delta 45 Specifications Page 11

  • Download
  • Add to my manuals
  • Print
  • Page
    / 44
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 10
D1 D2 D3 D4 D5
D6
D7 D9D8 D11 D0 D1 D2 D3
D11
D10 D4 D5
BCLK+
WCLK-
Output data
System Clock
t
H
t
S
t
BCLK
t
DV
t
R
Sample n
Sample n+1
WCLK+
BCLK-
DOn+
DOn-
Word Clock
Bit Clock
D0
t
WCLK
t
F
D10
ADC12EU050
www.ti.com
SNAS444I JANUARY 2008REVISED APRIL 2013
AC AND TIMING CHARACTERISTICS (SERIAL INTERFACE)
Unless otherwise specified, the following conditions apply: V
A
= V
D
= 1.2V; V
DR
= 1.2V; V
REF
= internal; R
REF
= 10kohm ±1%;
C
L
= 5pF; 100 terminated at the receiver; f
CLK
= 45MHz; f
S
= 45MSPS. Boldface limits apply for T
A
= T
MIN
to T
MAX
; All other
limits apply for T
A
= +25°C.
Symb
Parameter Conditions Typical
(1)
Limits Units
ol
Serial Interface
t
SSELS
S
SEL
setup time 250 ns
t
SSELH
S
SEL
hold time 250 ns
t
WS
S
DATA
setup time, write transaction 250 15 ns (max)
t
WH
S
DATA
hold time, write transaction 250 10 ns (max)
t
SCLK
S
CLK
period 1 0.2 µs (min)
t
SCLKL
S
CLK
low time 450 ns (min)
t
SCLKH
S
CLK
high time 450 ns (min)
t
SCLKR
S
CLK
rise time 50 ns
t
SCLKF
S
CLK
fall time 50 ns
t
SSELHI
S
SEL
high time Applies to read and write transactions 500 ns
S
DATA
valid setup time, read
t
RS
100 -5 ns (min)
transaction
t
RH
S
DATA
valid hold time, read transaction 250 10 ns (min)
(1) Typical figures are at TA = 25°C, and represent most likely parametric norms at the time of product characterization. The typical
specifications are not ensured.
TIMING DIAGRAMS
Figure 2. LVDS/SLVS Output Timing
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: ADC12EU050
Page view 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 43 44

Comments to this Manuals

No comments