Delta 45 Specifications Page 29

  • Download
  • Add to my manuals
  • Print
  • Page
    / 44
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 28
ADC12EU050
www.ti.com
SNAS444I JANUARY 2008REVISED APRIL 2013
Register Index
Address b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] Default
Top Control Register
00h Reserved Reserved CBR Reserved SRES SPIOD SLEEP PD 00h
ADC / LVDS Channel Power Down Register
02h PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0 00h
Modulator Overload Control Register
04h Reserved Reserved Reserved IOR OL[3] OL[2] OL[1] OL[0] 00h
PLL Control Register
08h Reserved Reserved Reserved Reserved Reserved Reserved SHBW STCAL 00h
LVDS Input Clock Hysteresis
0Ah Reserved Reserved INVCLK 100HYS 50HYS 20HYS 10HYSOFF HYSOFF 00h
Serializer Custom Pattern 0 Register
Custom Custom Custom Custom Custom Custom Custom Custom
10h Pattern Pattern Pattern Pattern Pattern Pattern Pattern Pattern 00h
[7] [6] [5] [4] [3] [2] [1] [0]
Serializer Custom Pattern 1 Register
Custom Custom Custom Custom
12h Reserved Reserved Reserved Reserved Pattern Pattern Pattern Pattern 00h
[11] [10] [9] [8]
Decimator Clipping Control Register
14h Reserved Reserved a[2] a[1] a[0] b[2] b[1] b[0] 00h
Decimator Control Register
16h Reserved Reserved Reserved EQON DFS MSB TSEL[1] TSEL[0] 00h
LVDS Control Register
18h Reserved Reserved Reserved TX_term I_drive[1] I_drive[0] OCM SLVS 00h
Chip ID Register
1Eh ID [7] ID [6] ID [5] ID [4] ID [3] ID [2] ID [1] ID [0]
Top Control Register
Address: 00h
Attributes: Write Only
Register 01h reads back contents of register 00h, if CBR is set.
The Top Control Register is the basic initialization and control register for the device.
b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] HEX
Description Reserved CBR Reserved SRES SPIOD SLEEP PD
Default 0 0 0 0 0 0 0 0 00 h
Bit Description
7:6 Reserved. Write as zero for future compatibility.
5 CBR: Control Bus Read. When asserted register 00h (this register) can be read, but no other registers. When
de-asserted all other registers can be read, but not register 00h.
0 Register 00h cannot be read from address 01h. All other registers can be read back.
1 Register 00h can be read from address 01h. All other registers cannot be read back.
4 Reserved: Write as zero for future compatibility.
3 SRES: Software Reset. When asserted the software reset will reset the whole device. SRES performs the
same function as the hardware reset (RST pin).
Copyright © 2008–2013, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Links: ADC12EU050
Page view 28
1 2 ... 24 25 26 27 28 29 30 31 32 33 34 ... 43 44

Comments to this Manuals

No comments